repositories Search Results · repo:CedricRev/simple-calculator-verilog language:Verilog

Filter by

• • Code... (...)results
  • Issues
    results
  • Pull requests
    results
  • Discussions
    results
  • Commits
    results
  • Packages
    results
  • Wikis
    results

• Advanced

  • Owner
  • Size
  • Number of followers
  • Number of forks
  • Number of stars
  • Date created
  • Date pushed
  • Topic
  • License
  • Archived
  • Public
  • Private
• Advanced search

Code... (...)

0 files

 (764 ms)

0 files

inCedricRev/simple-calculator-verilog (press backspace or delete to remove)

Sort by: Best match

Filter

CedricRev/simple-calculator-verilog

An 8-bit calculator that can multiply, add and subtract. Created and simulated in Quartus Prime and physically implemented in DEC-SOC1 FPGA.

verilog

multiplexer

multiplier

full-adder

adder-subtractor

• Verilog
·
• 2
·
• Updated
  on Jan 26, 2024

Star

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.