Skip to content
View Qyt0109's full-sized avatar
🇻🇳
🇻🇳

Block or report Qyt0109

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. 8-Band-Audio-Equalizer 8-Band-Audio-Equalizer Public

    Verilog project for a 8 Band Audio Equalizer implement on FPGAs

  2. IEEE-802.16e-Convolutional-Turbo-Code IEEE-802.16e-Convolutional-Turbo-Code Public

    The Convolutional Turbo Code hardware implementation meets the Wireless MAN OFDMA PHY CTC encoder specification of the IEEE 802.16e standard

  3. FSM-Design FSM-Design Public

    There are at least seven different Finite State Machine (FSM) design techniques. This repository will describe four of the FSM design techniques: (1) Always Block Style with registered outputs, (2)…

    SystemVerilog

  4. CNN-RTL CNN-RTL Public

    This project implements a synthesizable Convolutional Neural Network (CNN) for video stream processing using SystemVerilog RTL (not high-level synthesis). The design is modular and flexible, making…

  5. ControlMouseWithHandTracking ControlMouseWithHandTracking Public

    A simple Python script to track the right hand and use it to control the mouse cursor, close thumb and forefinger together to press the left click. Feel free to play a simple game with it (Recommen…

    Python

  6. 5G-NR-Research 5G-NR-Research Public

    The next generation of wireless communication, 5G or New Radio (NR)