Skip to content

[None][perf] Fuse MiniMax-M3 MSA block selection - #18

Open
peihu-nv wants to merge 18 commits into
brb-nv:feat/m3_with_msafrom
peihu-nv:peihengh/m3-msa-selector
Open

[None][perf] Fuse MiniMax-M3 MSA block selection#18
peihu-nv wants to merge 18 commits into
brb-nv:feat/m3_with_msafrom
peihu-nv:peihengh/m3-msa-selector

Conversation

@peihu-nv

Copy link
Copy Markdown
Collaborator

@coderabbitai summary

Description

MiniMax-M3 MSA block selection currently runs validity masking, forced-block handling, top-k, and sorting as separate PyTorch operations. This PR replaces that sequence with one CUDA custom op that returns ascending int32 block IDs with -1 padding.

Matched serving A/B results:

  • GB200: +14.6% output throughput and -11.2% median TPOT
  • GB300: +17.1% output throughput and -12.2% median TPOT

Test Coverage

  • python -m pytest -q tests/unittest/_torch/attention/sparse/test_minimax_m3_msa_selector.py (26 passed)
  • tests/integration/defs/accuracy/test_llm_api_pytorch.py::TestMiniMaxM3::test_nvfp4[use_msa=True] (passed; MMLU 84.80%, GSM8K 90.60%)
  • Unit coverage includes bit-exact block IDs, forced/padded blocks, ties/nonfinite scores, validity bounds, strided inputs, and CUDA graph replay.

PR Checklist

Please review the following before submitting your PR:

  • PR description clearly explains what and why. If using CodeRabbit's summary, please make sure it makes sense.

  • PR Follows TRT-LLM CODING GUIDELINES to the best of your knowledge.

  • Test cases are provided for new code paths (see test instructions)

  • If PR introduces API changes, an appropriate PR label is added - either api-compatible or api-breaking. For api-breaking, include BREAKING in the PR title.

  • Any new dependencies have been scanned for license and vulnerabilities

  • CODEOWNERS updated if ownership changes

  • Documentation updated as needed

  • Update tava architecture diagram if there is a significant design change in PR.

  • The reviewers assigned automatically/manually are appropriate for the PR.

  • Please check this after reviewing the above items as appropriate for this PR.

GitHub Bot Help

To see a list of available CI bot commands, please comment /bot help.

brb-nv and others added 18 commits July 16, 2026 13:50
Add the MiniMax-M3 MSA sparse attention backend with CUDA-graph support and
integrate the MSA fmha_sm100 kernels as a git submodule at 3rdparty/MSA.

Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>
Signed-off-by: peihengh <259410613+peihu-nv@users.noreply.github.com>
Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>
Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>
Signed-off-by: peihengh <259410613+peihu-nv@users.noreply.github.com>
Signed-off-by: peihengh <259410613+peihu-nv@users.noreply.github.com>
Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>
Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>
[None][perf] Fused GEMM + SwiGLU-OAI
Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>
…x-M3 on the MSA backend (#4)

Signed-off-by: Zheyu Fu <zheyuf@nvidia.com>
Signed-off-by: peihengh <259410613+peihu-nv@users.noreply.github.com>
Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>
[None][perf] Fuse MiniMax-M3 MoE routing
Signed-off-by: peihengh <259410613+peihu-nv@users.noreply.github.com>
…branch

[TRTLLM-14255][fix] migrate MiniMax M3 to loader v2 for TP8 support
Signed-off-by: peihengh <259410613+peihu-nv@users.noreply.github.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants