Implementation of digital constant fraction discriminator on FPGA.
NOTE: this project is still in development and a lot can change!
Module calculates the zero-crossing time of the signal based on two consecutive signal samples
maj77/DCFD
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|