Skip to content

Rename target test for the specific IP #38

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
alinazmeu wants to merge 3 commits into
base: master
Choose a base branch
from
Open

Rename target test for the specific IP #38

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
ac3597a
Avoid multiple dmr_failure_o assignment.
yvantor May 6, 2026
3c89323
rename redundancy_cells test target
alinazmeu Jun 30, 2026
e36c33f
fix(test): rename target test in all its occurrencies.
alinazmeu Jul 2, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions Bender.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -51,7 +51,7 @@ sources:
- rtl/rel_rr_arb_tree.sv
- rtl/rel_spill_register.sv

- target: any(deprecated, axi_ecc, hci_ecc, pulp_ecc, test)
- target: any(deprecated, axi_ecc, hci_ecc, pulp_ecc, redundancy_cells_test)
files:
- rtl/ecc_concat_32_64.sv
- rtl/lowrisc_ecc/prim_secded_pkg.sv
Expand Down Expand Up @@ -104,7 +104,7 @@ sources:
- rtl/pulpissimo_tcls
files:
- rtl/pulpissimo_tcls/TCLS_unit.sv
- target: test
- target: redundancy_cells_test
files:
- test/tb_ecc_scrubber.sv
- test/tb_ecc_secded.sv
Expand Down
2 changes: 0 additions & 2 deletions rtl/HMR/hmr_unit.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -921,8 +921,6 @@ module hmr_unit #(
*** DMR only ***
*****************/
if (DMRFixed && NumCores % 2 != 0) $warning("Extra cores added not properly handled! :)");
// Binding DMR outputs to zero for now
assign dmr_failure_o = '0;

for (genvar i = 0; i < NumCores; i++) begin : gen_core_inputs
localparam int unsigned SysCoreIndex = DMRFixed ? i/2 : dmr_core_id(dmr_group_id(i), 0);
Expand Down
2 changes: 1 addition & 1 deletion run_tests.sh
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@ set -e

VSIM_LOGFILE=vsim.log

bender script vsim -t test -t rtl --vlog-arg="-svinputport=compat" -t deprecated > compile.tcl
bender script vsim -t redundancy_cells_test -t rtl --vlog-arg="-svinputport=compat" -t deprecated > compile.tcl
echo "return 0" >> compile.tcl

$VSIM -c -do 'quit -code [source compile.tcl]' > vcom.log
Expand Down
Loading