Skip to content

16‑bit_vedic_multiplier_MAC_with_security_key_VLSI26#182

Open
E-KAMALESH wants to merge 7 commits into
sscs-ose:mainfrom
E-KAMALESH:main
Open

16‑bit_vedic_multiplier_MAC_with_security_key_VLSI26#182
E-KAMALESH wants to merge 7 commits into
sscs-ose:mainfrom
E-KAMALESH:main

Conversation

@E-KAMALESH

@E-KAMALESH E-KAMALESH commented Apr 15, 2026

Copy link
Copy Markdown

This project presents the design and implementation of a 16-bit Vedic Multiplier-based Multiply-Accumulate (MAC) unit integrated with a hardware security key mechanism, targeting high-performance and secure VLSI applications.
The multiplier is designed using the Vedic Mathematics (Urdhva Tiryagbhyam) algorithm, which enables parallel partial product generation, resulting in reduced propagation delay and improved computational speed compared to conventional multipliers. This makes it highly suitable for DSP, AI accelerators, and real-time signal processing systems.

@atuchiya atuchiya left a comment

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please add following information or send e-mail to program lead (Akira Tsuchiya, a_tsuchiya@ieee.org)

  • affiliation
  • contact e-mail address
  • membership status (IEEE member or not, SSCS member or not)

@E-KAMALESH

E-KAMALESH commented Apr 29, 2026 via email

Copy link
Copy Markdown
Author

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants