Skip to content

test: add STM32C071 VSS / PA0 overlap repro - #777

Open
seveibar wants to merge 1 commit into
mainfrom
repro/stm32c071-vss-through-pa0
Open

test: add STM32C071 VSS / PA0 overlap repro#777
seveibar wants to merge 1 commit into
mainfrom
repro/stm32c071-vss-through-pa0

Conversation

@seveibar

@seveibar seveibar commented Aug 6, 2026

Copy link
Copy Markdown
Contributor

Summary

  • add a focused snapshot repro for the VSS rail crossing PA0 and the SWD_NRST label boundary
  • include a compact STM32C071 input fixture and expected SVG snapshot

Testing

  • bun test tests/repros/repro-stm32c071-vss-through-pa0.test.ts
  • bunx tsc --noEmit

@vercel

vercel Bot commented Aug 6, 2026

Copy link
Copy Markdown

The latest updates on your projects. Learn more about Vercel for GitHub.

Project Deployment Actions Updated (UTC)
schematic-trace-solver Ready Ready Preview Aug 6, 2026 12:35am

Request Review

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant